Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart_an_jian Download
 Description: Verilog description of the serial port, receive data, send data using the trigger button
 Downloaders recently: [More information of uploader MR_shang]
 To Search:
File list (Check if you may need any files): 
 

原版串口通信模块.txt

CodeBus www.codebus.net