Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ieep1.3 Download
 Description: 10-b 50-MHz digital-to-analog (D/A) converter is presented which is based on a dual-ladder resistor string. This approach allows the linearity requirements to be met without the need for selection or trimming. The D/A decoding scheme reduces the glitch energy, and signal-dependent switch signals reduce high-frequency distortion. The output buffer allows driving 1 V,,, to 75 Cl
 Downloaders recently: [More information of uploader john]
 To Search:
File list (Check if you may need any files):
 

ieep1.3.pdf
    

CodeBus www.codebus.net