Description: 10-b binary-weighted D/A converter based on
current division is presented. The effective resolution bandwidth
is 5 MHz at a maximum clock frequency of 40 MHz. The circuit
is integrated in a 0.8-pm double-metal CMOS technology and
the chip area is 0.4 mm’.
To Search:
File list (Check if you may need any files):
ieep1.4.pdf
Download