Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: EDA-miaobiao Download
 Description: EDA curriculum design, as the seconds counter system clock 512Hz, stopwatch count as two BCD counting, counting and processing has reduced counting function
 Downloaders recently: [More information of uploader 露露]
 To Search:
File list (Check if you may need any files): 
 

EDA实验报告模版-数字秒表.doc

CodeBus www.codebus.net