Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: cdr Download
 Description: Data and clock recovery, sampling 8 times the rate of high frequency clock for clock and data recovery. Have been through the Modelsim simulation
 Downloaders recently: [More information of uploader 王明明]
 To Search:
File list (Check if you may need any files): 
 

cdr.v

CodeBus www.codebus.net