Description: This logic module takes care of sizing bus transfers between a small microprocessor and its memory.It enables the microprocessor to generate access requests for different widths (read/write BYTE, WORD and D WORD, etc.) using memory which is sized independently of the accesses.
To Search:
File list (Check if you may need any files):
87361035memory_sizer_latest.tar
Download