- Category:
- VHDL-FPGA-Verilog
- Tags:
-
- File Size:
- 1kb
- Update:
- 2015-03-04
- Downloads:
- 0 Times
- Uploaded by:
- lmy
Description: This program uses the FPGA chip s internal clock, according to the input signal to generate variable duty cycle square wave signal.
To Search:
File list (Check if you may need any files):
PWM.vhd
Download