Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: scr Download
 Description: Senior chapter 03: matlab and fpga based FIR filter design
 Downloaders recently: [More information of uploader 李林]
 To Search:
File list (Check if you may need any files): 
 

scr
...\fir_filter.v
...\signal_gen0.v
...\tb_fir_filter.v

CodeBus www.codebus.net