Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: src Download
 Description: Synchronous asynchronous reset, rising edge triggered D flip-flop
 Downloaders recently: [More information of uploader 李林]
 To Search:
File list (Check if you may need any files): 
 

src
...\DFF_module.v
...\DFF_module_tb.v

CodeBus www.codebus.net