Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: add Download
 Description: The circuit 1 in is a 1-bit binary adder with 3 inputs (A, B and Carry-In) and 2 outputs (Sum and Carry-Out).The circuit 2 depends on circuit 1 which create a VHDL file ADD4 which is a 4-bit binary adder built using ADD1 components.
 Downloaders recently: [More information of uploader jiang nan]
 To Search:
File list (Check if you may need any files):
 

ADD_SUB.VHD
ADD_SUB_TB.vhd
ADD1_TB.VHD
ADD4.VHD
AndGate.vhd
AndGate_TB.vhd
MUX21.VHD
XOR1.VHD
    

CodeBus www.codebus.net