Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: sin_rising_judge Download
 Description: It is written by vhdl sine trigger when MCU and fpga do oscilloscope, you can refer to the trigger.
 Downloaders recently: [More information of uploader 殷超]
 To Search:
File list (Check if you may need any files):
 

sin_rising_judge.vhd
    

CodeBus www.codebus.net