Description: Receive a small amount of a continuous string of verilog implementation, added FIFO module, can be used under slightly modified.
To Search:
File list (Check if you may need any files):
rx_funcmod.v
tx_funcmod.v
tx_rx_demo.v
fifo_savemod.v
Download