Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: CfgDDS_9910 Download
 Description: dds ad9910 configuration verilog hdl program, modular design, the input data to be configured, word length, the start signal, the timing can be automatically generated, complete a configuration, the module has done handshake, user-friendly call, repeatedly configuration .
 Downloaders recently: [More information of uploader 汪海兵]
 To Search:
File list (Check if you may need any files):
 

CfgDDS_9910.v
    

CodeBus www.codebus.net