Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: PLL Download
 Description: Using Verilog language, the use of IP cores PLL, produces three kinds of output at different frequencies, it has been verified by test
 Downloaders recently: [More information of uploader 杨增健]
 To Search:
File list (Check if you may need any files):
 

PLL
...\db
...\..\.cmp.kpt
...\..\logic_util_heursitic.dat
...\..\my_pll_altpll.v
...\..\PLL.asm.qmsg
...\..\PLL.asm.rdb
...\..\PLL.cbx.xml
...\..\PLL.cmp.hdb
...\..\PLL.cmp.idb
...\..\PLL.cmp.rdb
...\..\PLL.cmp_merge.kpt
...\..\PLL.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
...\..\PLL.cycloneive_io_sim_cache.45um_ss_1200mv_0c_slow.hsd
...\..\PLL.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
...\..\PLL.db_info
...\..\PLL.eda.qmsg
...\..\PLL.fit.qmsg
...\..\PLL.hier_info
...\..\PLL.hif
...\..\PLL.ipinfo
...\..\PLL.lpc.html
...\..\PLL.lpc.rdb
...\..\PLL.lpc.txt
...\..\PLL.map.ammdb
...\..\PLL.map.bpm
...\..\PLL.map.cdb
...\..\PLL.map.hdb
...\..\PLL.map.kpt
...\..\PLL.map.logdb
...\..\PLL.map.qmsg
...\..\PLL.map.rdb
...\..\PLL.map_bb.cdb
...\..\PLL.map_bb.hdb
...\..\PLL.map_bb.logdb
...\..\PLL.pplq.rdb
...\..\PLL.pre_map.hdb
...\..\PLL.pti_db_list.ddb
...\..\PLL.root_partition.map.reg_db.cdb
...\..\PLL.routing.rdb
...\..\PLL.rtlv.hdb
...\..\PLL.rtlv_sg.cdb
...\..\PLL.rtlv_sg_swap.cdb
...\..\PLL.sgdiff.cdb
...\..\PLL.sgdiff.hdb
...\..\PLL.sld_design_entry.sci
...\..\PLL.sld_design_entry_dsc.sci
...\..\PLL.smart_action.txt
...\..\PLL.sta.qmsg
...\..\PLL.sta.rdb
...\..\PLL.tiscmp.fastest_slow_1200mv_0c.ddb
...\..\PLL.tiscmp.fastest_slow_1200mv_85c.ddb
...\..\PLL.tiscmp.fast_1200mv_0c.ddb
...\..\PLL.tiscmp.slow_1200mv_0c.ddb
...\..\PLL.tiscmp.slow_1200mv_85c.ddb
...\..\PLL.tis_db_list.ddb
...\..\PLL.vpr.ammdb
...\..\prev_cmp_PLL.qmsg
...\greybox_tmp
...\...........\cbx_args.txt
...\incremental_db
...\..............\compiled_partitions
...\..............\...................\PLL.db_info
...\..............\...................\PLL.root_partition.cmp.ammdb
...\..............\...................\PLL.root_partition.cmp.cdb
...\..............\...................\PLL.root_partition.cmp.dfp
...\..............\...................\PLL.root_partition.cmp.hdb
...\..............\...................\PLL.root_partition.cmp.logdb
...\..............\...................\PLL.root_partition.cmp.rcfdb
...\..............\...................\PLL.root_partition.map.cdb
...\..............\...................\PLL.root_partition.map.dpi
...\..............\...................\PLL.root_partition.map.hbdb.cdb
...\..............\...................\PLL.root_partition.map.hbdb.hb_info
...\..............\...................\PLL.root_partition.map.hbdb.hdb
...\..............\...................\PLL.root_partition.map.hbdb.sig
...\..............\...................\PLL.root_partition.map.hdb
...\..............\...................\PLL.root_partition.map.kpt
...\..............\README
...\my_pll.ppf
...\my_pll.qip
...\my_pll.v
...\my_pll_bb.v
...\my_pll_inst.v
...\output_files
...\............\greybox_tmp
...\............\...........\cbx_args.txt
...\............\my_pll.qip
...\............\output_files
...\............\PLL.asm.rpt
...\............\PLL.done
...\............\PLL.eda.rpt
...\............\PLL.fit.rpt
...\............\PLL.fit.smsg
...\............\PLL.fit.summary
...\............\PLL.flow.rpt
...\............\PLL.jdi
...\............\PLL.map.rpt
...\............\PLL.map.summary
...\............\PLL.pin
...\............\PLL.pof
    

CodeBus www.codebus.net