Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: fpga Download
 Description: FPGA code, including the address decoder module 16 latches, AD chip select, filter out the dead and narrow pulse, overcurrent and short circuit protection, lifting the blockade pulse module, PWM module, PWM selection
 Downloaders recently: [More information of uploader qiqi]
 To Search:
File list (Check if you may need any files):
 

fpga\Slave_CPS_20151009\16BusTri.bdf
....\..................\16BusTri.bsf
....\..................\atom_netlists\Slave_all.qsf
....\..................\CLK1ms.bdf
....\..................\coder4_16.bdf
....\..................\coder4_16.bsf
....\..................\db\logic_util_heursitic.dat
....\..................\..\MMC_Slave_all.map_bb.logdb
....\..................\..\MMC_Slave_all.qns
....\..................\..\prev_cmp_MMC_Slave_all.qmsg
....\..................\..\Slave_all.db_info
....\..................\..\Slave_all.sld_design_entry.sci
....\..................\DSPread.bsf
....\..................\DSPread.v
....\..................\dzoneg.bsf
....\..................\dzoneg.v
....\..................\dzoneg.v.bak
....\..................\fenpin.bsf
....\..................\fenpin.v
....\..................\FPGA变量说明.docx
....\..................\greybox_tmp\cbx_args.txt
....\..................\guoliubaohumod.bsf
....\..................\guoliubaohumod.v
....\..................\incremental_db\compiled_partitions\Slave_all.db_info
....\..................\..............\...................\Slave_all.root_partition.cmp.dfp
....\..................\..............\...................\Slave_all.root_partition.cmp.kpt
....\..................\..............\...................\Slave_all.root_partition.cmp.logdb
....\..................\..............\...................\Slave_all.root_partition.map.dpi
....\..................\..............\...................\Slave_all.root_partition.map.kpt
....\..................\..............\README
....\..................\Link2_16.v
....\..................\MMC_Slave_all.qpf
....\..................\MMC_Slave_all.sdc
....\..................\PLL_Ctrl.bsf
....\..................\PLL_Ctrl.ppf
....\..................\PLL_Ctrl.qip
....\..................\PLL_Ctrl.v
....\..................\PLL_Ctrl_bb.qip
....\..................\PLL_Ctrl_bb.v
....\..................\PLL_Ctrl_inst.v
....\..................\PSControl.bsf
....\..................\PSControl.v
....\..................\PSControl.v.bak
....\..................\PSCPWM.bsf
....\..................\PSCPWM.v
....\..................\PSCPWM.v.bak
....\..................\qmegawiz_errors_log.txt
....\..................\.sim\hierarchy.nfind
....\..................\....\pos_fit.nfind
....\..................\....\pos_syn.nfind
....\..................\....\pre_syn.nfind
....\..................\Slave_all.asm.rpt
....\..................\Slave_all.bdf
....\..................\Slave_all.cdf
....\..................\Slave_all.done
....\..................\Slave_all.fit.rpt
....\..................\Slave_all.fit.smsg
....\..................\Slave_all.fit.summary
....\..................\Slave_all.flow.rpt
....\..................\Slave_all.map.rpt
....\..................\Slave_all.map.smsg
....\..................\Slave_all.map.summary
....\..................\Slave_all.pin
....\..................\Slave_all.pof
....\..................\Slave_all.qsf
....\..................\Slave_all.qws
....\..................\Slave_all.sof
....\..................\Slave_all.sta.rpt
....\..................\Slave_all.sta.summary
....\..................\Slave_all.tcl
....\..................\Slave_all_assignment_defaults.qdf
....\..................\Triangle_PSC.v
....\..................\incremental_db\compiled_partitions
....\..................\atom_netlists
....\..................\db
....\..................\greybox_tmp
....\..................\incremental_db
....\..................\qsim
....\Slave_CPS_20151009
fpga
    

CodeBus www.codebus.net