Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: compare_8 Download
 Description: Eight machine language Verilog HDL source code comparison, two eight-bit input and output a bit.
 Downloaders recently: [More information of uploader 李建文]
 To Search:
File list (Check if you may need any files):
 

compare_8
.........\design
.........\......\compare_8.v
.........\......\compare_8.v.bak
.........\sim
.........\...\tb_compare_8.cr.mti
.........\...\tb_compare_8.mpf
.........\...\tb_compare_8.v
.........\...\tb_compare_8.v.bak
.........\...\vsim.wlf
.........\...\work
.........\...\....\_info
.........\...\....\_temp
.........\...\....\_vmake
.........\...\....\compare_8
.........\...\....\.........\_primary.dat
.........\...\....\.........\_primary.dbs
.........\...\....\.........\_primary.vhd
.........\...\....\.........\verilog.asm64
.........\...\....\.........\verilog.rw64
.........\...\....\tb_compare_8
.........\...\....\............\_primary.dat
.........\...\....\............\_primary.dbs
.........\...\....\............\_primary.vhd
.........\...\....\............\verilog.asm64
.........\...\....\............\verilog.rw64
    

CodeBus www.codebus.net