Description: Use verilog implementation file input comparator, if the input data at the same time the same output high level, otherwise the output low level, to achieve the effect of alignment.
To Search:
File list (Check if you may need any files):
compare.v
Download