Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DCT_verilog Download
 Description: DCT is a digital image processing a basic algorithm to achieve the conversion the time domain to the frequency domain, and thus remove the domain relevance of data in favor of the quantized transform coefficients using run-length encoding and Huffman encoding.
 Downloaders recently: [More information of uploader 荣志强]
 To Search:
File list (Check if you may need any files):
 

10.3
....\chart
....\.....\Thumbs.db
....\.....\图10-18.bmp
....\.....\图10-19.bmp
....\.....\图10-20.bmp
....\.....\图10-22.bmp
....\.....\图10-23.bmp
....\.....\图10-25.bmp
....\.....\图10-28.bmp
....\.....\表10-3.bmp
....\dct.cr.mti
....\dct.mpf
....\dct.v
....\dct_cos_table.v
....\dct_mac.v
....\dct_syn.v
....\dct_testbench.v
....\dctu.v
....\dctub.v
....\fdct.v
....\qnr.cr.mti
....\timescale.v
....\transcript
....\vsim.wlf
....\wave
....\....\Thumbs.db
....\....\dct.bmp
....\....\dct_testbench.bmp
....\....\dctu.bmp
....\....\dctub.bmp
....\....\fdct.bmp
....\....\zigzag.bmp
....\work
....\....\_info
....\....\bench_top
....\....\.........\_primary.dat
....\....\.........\_primary.vhd
....\....\.........\verilog.asm
....\....\dct
....\....\...\_primary.dat
....\....\...\_primary.vhd
....\....\...\verilog.asm
....\....\dct_mac
....\....\.......\_primary.dat
....\....\.......\_primary.vhd
....\....\.......\verilog.asm
....\....\dct_syn
....\....\.......\_primary.dat
....\....\.......\_primary.vhd
....\....\.......\verilog.asm
....\....\dct_testbench
....\....\.............\_primary.dat
....\....\.............\_primary.vhd
....\....\.............\verilog.asm
....\....\dctu
....\....\....\_primary.dat
....\....\....\_primary.vhd
....\....\....\verilog.asm
....\....\dctub
....\....\.....\_primary.dat
....\....\.....\_primary.vhd
....\....\.....\verilog.asm
....\....\fdct
....\....\....\_primary.dat
....\....\....\_primary.vhd
....\....\....\verilog.asm
....\....\zigzag
....\....\......\_primary.dat
....\....\......\_primary.vhd
....\....\......\verilog.asm
....\zigzag.v
    

CodeBus www.codebus.net