Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ex2_key Download
 Description: The experiment needs to implement a simple three buttons control the three LEDs light or dark control. For example, button 1 controls the light emitting diode 1. On initial power light emitting diode 1 does not shine, when it detects a button 1 is pressed, a light-emitting diode lights, when the button 1 is pressed again, the light emitting diode 1 is not bright, and so forth. The experiment requires a good grasp of key debounce detect design skills.
 Downloaders recently: [More information of uploader 贺亚晨]
 To Search:
File list (Check if you may need any files):
 

ex2_key\keyscanverilog\db\prev_cmp_sw_debounce.asm.qmsg
.......\..............\..\prev_cmp_sw_debounce.fit.qmsg
.......\..............\..\prev_cmp_sw_debounce.map.qmsg
.......\..............\..\prev_cmp_sw_debounce.qmsg
.......\..............\..\prev_cmp_sw_debounce.tan.qmsg
.......\..............\..\sw_debounce.asm.qmsg
.......\..............\..\sw_debounce.asm_labs.ddb
.......\..............\..\sw_debounce.cbx.xml
.......\..............\..\sw_debounce.cmp.cdb
.......\..............\..\sw_debounce.cmp.hdb
.......\..............\..\sw_debounce.cmp.kpt
.......\..............\..\sw_debounce.cmp.logdb
.......\..............\..\sw_debounce.cmp.rdb
.......\..............\..\sw_debounce.cmp.tdb
.......\..............\..\sw_debounce.cmp0.ddb
.......\..............\..\sw_debounce.db_info
.......\..............\..\sw_debounce.eco.cdb
.......\..............\..\sw_debounce.fit.qmsg
.......\..............\..\sw_debounce.hier_info
.......\..............\..\sw_debounce.hif
.......\..............\..\sw_debounce.map.cdb
.......\..............\..\sw_debounce.map.hdb
.......\..............\..\sw_debounce.map.logdb
.......\..............\..\sw_debounce.map.qmsg
.......\..............\..\sw_debounce.pre_map.cdb
.......\..............\..\sw_debounce.pre_map.hdb
.......\..............\..\sw_debounce.rtlv.hdb
.......\..............\..\sw_debounce.rtlv_sg.cdb
.......\..............\..\sw_debounce.rtlv_sg_swap.cdb
.......\..............\..\sw_debounce.sgdiff.cdb
.......\..............\..\sw_debounce.sgdiff.hdb
.......\..............\..\sw_debounce.sld_design_entry.sci
.......\..............\..\sw_debounce.sld_design_entry_dsc.sci
.......\..............\..\sw_debounce.syn_hier_info
.......\..............\..\sw_debounce.tan.qmsg
.......\..............\..\sw_debounce.tis_db_list.ddb
.......\..............\..\sw_debounce.tmw_info
.......\..............\incremental_db\compiled_partitions\sw_debounce.root_partition.map.kpt
.......\..............\..............\README
.......\..............\sw_debounce.asm.rpt
.......\..............\sw_debounce.cdf
.......\..............\sw_debounce.done
.......\..............\sw_debounce.dpf
.......\..............\sw_debounce.fit.rpt
.......\..............\sw_debounce.fit.smsg
.......\..............\sw_debounce.fit.summary
.......\..............\sw_debounce.flow.rpt
.......\..............\sw_debounce.map.rpt
.......\..............\sw_debounce.map.summary
.......\..............\sw_debounce.pin
.......\..............\sw_debounce.pof
.......\..............\sw_debounce.qpf
.......\..............\sw_debounce.qsf
.......\..............\sw_debounce.qws
.......\..............\sw_debounce.tan.rpt
.......\..............\sw_debounce.tan.summary
.......\..............\sw_debounce.v
.......\..............\sw_debounce_assignment_defaults.qdf
.......\..............\transcript
.......\按键消抖实验.pdf
.......\keyscanverilog\incremental_db\compiled_partitions
.......\..............\db
.......\..............\incremental_db
.......\keyscanverilog
ex2_key
    

CodeBus www.codebus.net