Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: shizhong Download
 Description: In the Quartus II environment, use Verilog language clock procedures, including modular devices and simulation waveforms
 Downloaders recently: [More information of uploader daijunyu]
 To Search:
File list (Check if you may need any files):
 

shizhong\Block1.bdf
........\clearkey.bsf
........\clearkey.v
........\clearkey.v.bak
........\control_data.bsf
........\control_data.v
........\control_data.v.bak
........\db\add_sub_lkc.tdf
........\..\add_sub_mkc.tdf
........\..\alt_u_div_ove.tdf
........\..\logic_util_heursitic.dat
........\..\lpm_divide_1dm.tdf
........\..\lpm_divide_45m.tdf
........\..\prev_cmp_test2.qmsg
........\..\sign_div_unsign_bkh.tdf
........\..\test2.asm.qmsg
........\..\test2.asm.rdb
........\..\test2.asm_labs.ddb
........\..\test2.cbx.xml
........\..\test2.cmp.bpm
........\..\test2.cmp.cdb
........\..\test2.cmp.hdb
........\..\test2.cmp.idb
........\..\test2.cmp.kpt
........\..\test2.cmp.logdb
........\..\test2.cmp.rdb
........\..\test2.cmp0.ddb
........\..\test2.cmp1.ddb
........\..\test2.cmp2.ddb
........\..\test2.cmp_merge.kpt
........\..\test2.db_info
........\..\test2.fit.qmsg
........\..\test2.hier_info
........\..\test2.hif
........\..\test2.ipinfo
........\..\test2.lpc.html
........\..\test2.lpc.rdb
........\..\test2.lpc.txt
........\..\test2.map.ammdb
........\..\test2.map.bpm
........\..\test2.map.cdb
........\..\test2.map.hdb
........\..\test2.map.kpt
........\..\test2.map.logdb
........\..\test2.map.qmsg
........\..\test2.map.rdb
........\..\test2.map_bb.cdb
........\..\test2.map_bb.hdb
........\..\test2.map_bb.logdb
........\..\test2.pplq.rdb
........\..\test2.pre_map.hdb
........\..\test2.pti_db_list.ddb
........\..\test2.root_partition.map.reg_db.cdb
........\..\test2.routing.rdb
........\..\test2.rtlv.hdb
........\..\test2.rtlv_sg.cdb
........\..\test2.rtlv_sg_swap.cdb
........\..\test2.sgdiff.cdb
........\..\test2.sgdiff.hdb
........\..\test2.sld_design_entry.sci
........\..\test2.sld_design_entry_dsc.sci
........\..\test2.smart_action.txt
........\..\test2.sta.qmsg
........\..\test2.sta.rdb
........\..\test2.sta_cmp.8_slow.tdb
........\..\test2.syn_hier_info
........\..\test2.tis_db_list.ddb
........\..\test2.tmw_info
........\..\test2.vpr.ammdb
........\fenping.bsf
........\fenping.v
........\fenping.v.bak
........\incremental_db\compiled_partitions\test2.db_info
........\..............\...................\test2.root_partition.cmp.ammdb
........\..............\...................\test2.root_partition.cmp.cdb
........\..............\...................\test2.root_partition.cmp.dfp
........\..............\...................\test2.root_partition.cmp.hdb
........\..............\...................\test2.root_partition.cmp.kpt
........\..............\...................\test2.root_partition.cmp.logdb
........\..............\...................\test2.root_partition.cmp.rcfdb
........\..............\...................\test2.root_partition.map.cdb
........\..............\...................\test2.root_partition.map.dpi
........\..............\...................\test2.root_partition.map.hbdb.cdb
........\..............\...................\test2.root_partition.map.hbdb.hb_info
........\..............\...................\test2.root_partition.map.hbdb.hdb
........\..............\...................\test2.root_partition.map.hbdb.sig
........\..............\...................\test2.root_partition.map.hdb
........\..............\...................\test2.root_partition.map.kpt
........\..............\README
........\output_files\test2.asm.rpt
........\............\test2.done
........\............\test2.fit.rpt
........\............\test2.fit.smsg
........\............\test2.fit.summary
........\............\test2.flow.rpt
........\............\test2.jdi
........\............\test2.map.rpt
........\............\test2.map.smsg
........\............\test2.map.summary
........\............\test2.pin
    

CodeBus www.codebus.net