Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: PWM-dead-zone Download
  • Category:
  • VHDL-FPGA-Verilog
  • Tags:
  • File Size:
  • 3kb
  • Update:
  • 2016-01-11
  • Downloads:
  • 0 Times
  • Uploaded by:
  • cpf
 Description: Achieve PWM output dead time control, can guarantee to avoid simultaneous conduction of upper and lower leg damage power devices
 Downloaders recently: [More information of uploader cpf]
 To Search:
File list (Check if you may need any files): 
 

PWM死区控制\dead_zone.bdf
...........\deadz.vhd
PWM死区控制

CodeBus www.codebus.net