Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: The-basic-design-of-the-flip-flop Download
 Description: The basic design of the flip-flop
 Downloaders recently: [More information of uploader 漆广文]
 To Search:
File list (Check if you may need any files):
 

The basic design of the flip-flop\example7\exp7.asm.rpt
.................................\........\exp7.bdf
.................................\........\exp7.done
.................................\........\exp7.eda.rpt
.................................\........\exp7.fit.eqn
.................................\........\exp7.fit.rpt
.................................\........\exp7.fit.smsg
.................................\........\exp7.fit.summary
.................................\........\exp7.flow.rpt
.................................\........\exp7.map.eqn
.................................\........\exp7.map.rpt
.................................\........\exp7.map.summary
.................................\........\exp7.pin
.................................\........\exp7.pof
.................................\........\exp7.qpf
.................................\........\exp7.qsf
.................................\........\exp7.qws
.................................\........\exp7.sof
.................................\........\exp7.sta.rpt
.................................\........\exp7.sta.summary
.................................\........\exp7.tan.rpt
.................................\........\exp7.tan.summary
.................................\........\exp7_assignment_defaults.qdf
.................................\........\incremental_db\compiled_partitions\exp7.root_partition.map.kpt
.................................\........\..............\README
.................................\........\simulation\modelsim\exp7.sft
.................................\........\..........\........\exp7.vho
.................................\........\..........\........\exp7_8_1200mv_0c_vhd_slow.sdo
.................................\........\..........\........\exp7_8_1200mv_85c_vhd_slow.sdo
.................................\........\..........\........\exp7_min_1200mv_0c_vhd_fast.sdo
.................................\........\..........\........\exp7_modelsim.xrf
.................................\........\..........\........\exp7_vhd.sdo
.................................\........\timing\custom\exp7.vho
.................................\........\......\......\exp7_vhd.sdo
.................................\........\......\primetime\exp7.vho
.................................\........\......\.........\exp7_pt_vhd.tcl
.................................\........\......\.........\exp7_vhd.sdo
.................................\The basic design of the flip-flop.docx
.................................\example7\incremental_db\compiled_partitions
.................................\........\simulation\modelsim
.................................\........\timing\custom
.................................\........\......\primetime
.................................\........\db
.................................\........\incremental_db
.................................\........\simulation
.................................\........\timing
.................................\example7
The basic design of the flip-flop
    

CodeBus www.codebus.net