Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: lab5 Download
 Description: Upload documents and code using system generator to implement some simple examples of functions, primarily to beginners some reference system generator
 Downloaders recently: [More information of uploader 檀雨]
 To Search:
File list (Check if you may need any files):
 

lab5
....\amao_ST.slx
....\amao_up.slx
....\amaoslx.slx
....\amaoslx_sysgen_error.log
....\lab5.mdl
....\lab5.pdf
....\solution
....\........\lab5_downsample_solution.mdl
....\........\lab5_parallel2serial_solution.mdl
....\........\lab5_parallel2serial_solution_sysgen_error.log
....\........\lab5_serial2parallel_solution.mdl
....\........\lab5_serial2parallel_solution_sysgen_error.log
....\........\lab5_upsample_solution.mdl
    

CodeBus www.codebus.net