Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: lab4_2 Download
 Description: Pulse width measurement, press the button to start measuring the pulse width, and the design of the overflow reset signal, using the state machine Modular Design
 Downloaders recently: [More information of uploader 刘天]
 To Search:
File list (Check if you may need any files):
 

lab4_2
......\db
......\..\add_sub_8rh.tdf
......\..\lab4_2.asm.qmsg
......\..\lab4_2.cbx.xml
......\..\lab4_2.cmp.bpm
......\..\lab4_2.cmp.cdb
......\..\lab4_2.cmp.ecobp
......\..\lab4_2.cmp.hdb
......\..\lab4_2.cmp.logdb
......\..\lab4_2.cmp.rdb
......\..\lab4_2.cmp.tdb
......\..\lab4_2.cmp0.ddb
......\..\lab4_2.db_info
......\..\lab4_2.eco.cdb
......\..\lab4_2.eds_overflow
......\..\lab4_2.fit.qmsg
......\..\lab4_2.fnsim.hdb
......\..\lab4_2.fnsim.qmsg
......\..\lab4_2.hier_info
......\..\lab4_2.hif
......\..\lab4_2.map.bpm
......\..\lab4_2.map.cdb
......\..\lab4_2.map.ecobp
......\..\lab4_2.map.hdb
......\..\lab4_2.map.logdb
......\..\lab4_2.map.qmsg
......\..\lab4_2.map_bb.cdb
......\..\lab4_2.map_bb.hdb
......\..\lab4_2.map_bb.hdbx
......\..\lab4_2.map_bb.logdb
......\..\lab4_2.pre_map.cdb
......\..\lab4_2.pre_map.hdb
......\..\lab4_2.psp
......\..\lab4_2.root_partition.cmp.atm
......\..\lab4_2.root_partition.cmp.dfp
......\..\lab4_2.root_partition.cmp.hdbx
......\..\lab4_2.root_partition.cmp.logdb
......\..\lab4_2.root_partition.cmp.rcf
......\..\lab4_2.root_partition.map.atm
......\..\lab4_2.root_partition.map.hdbx
......\..\lab4_2.root_partition.map.info
......\..\lab4_2.rpp.qmsg
......\..\lab4_2.rtlv.hdb
......\..\lab4_2.rtlv_sg.cdb
......\..\lab4_2.rtlv_sg_swap.cdb
......\..\lab4_2.sgate.rvd
......\..\lab4_2.sgate_sm.rvd
......\..\lab4_2.sgdiff.cdb
......\..\lab4_2.sgdiff.hdb
......\..\lab4_2.signalprobe.cdb
......\..\lab4_2.sim.cvwf
......\..\lab4_2.sim.hdb
......\..\lab4_2.sim.qmsg
......\..\lab4_2.sim.rdb
......\..\lab4_2.simfam
......\..\lab4_2.sld_design_entry.sci
......\..\lab4_2.sld_design_entry_dsc.sci
......\..\lab4_2.smp_dump.txt
......\..\lab4_2.syn_hier_info
......\..\lab4_2.tan.qmsg
......\..\lab4_2.tis_db_list.ddb
......\..\lab4_2.tmw_info
......\..\prev_cmp_lab4_2.asm.qmsg
......\..\prev_cmp_lab4_2.fit.qmsg
......\..\prev_cmp_lab4_2.map.qmsg
......\..\prev_cmp_lab4_2.qmsg
......\..\prev_cmp_lab4_2.sim.qmsg
......\..\prev_cmp_lab4_2.tan.qmsg
......\..\wed.wsf
......\lab4_2.asm.rpt
......\lab4_2.done
......\lab4_2.dpf
......\lab4_2.fit.rpt
......\lab4_2.fit.smsg
......\lab4_2.fit.summary
......\lab4_2.flow.rpt
......\lab4_2.map.rpt
......\lab4_2.map.summary
......\lab4_2.pin
......\lab4_2.pof
......\lab4_2.qpf
......\lab4_2.qsf
......\lab4_2.qws
......\lab4_2.sim.rpt
......\lab4_2.sof
......\lab4_2.tan.rpt
......\lab4_2.tan.summary
......\lab4_2.vhd
......\lab4_2.vhd.bak
......\lab4_2.vwf
    

CodeBus www.codebus.net