Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: VHDLstopwatch Download
 Description: Using VHDL hardware description language to realize the stopwatch timer program source code and top-level circuit design, the timer, digital tube display, control buttons and a buzzer function
 Downloaders recently: [More information of uploader 林之钊]
 To Search:
File list (Check if you may need any files):
 

VHDLstopwatch.doc
    

CodeBus www.codebus.net