Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: xuexidds Download
 Description: Use quartus platform verilog language Direct Digital Synthesis
 Downloaders recently: [More information of uploader 刘维]
 To Search:
File list (Check if you may need any files):
 

xuexidds
........\acc.bsf
........\acc.v
........\acc_bb.v
........\adder.bsf
........\adder.v
........\address_decode.bsf
........\address_decode.v
........\addrlatch.bdf
........\atof.bsf
........\atof.v
........\control.bsf
........\control.v
........\count.bsf
........\count.v
........\count_bb.v
........\db
........\..\dds.db_info
........\..\dds.sld_design_entry.sci
........\..\prev_cmp_dds.qmsg
........\dds.bdf
........\dds.done
........\dds.qpf
........\dds.qsf
........\dds.v
........\e1.bdf
........\lshift.bsf
........\lshift.v
........\lshift_bb.v
........\m.bdf
........\multam.bsf
........\multam.v
........\multam_bb.v
........\ram.bsf
........\ram.v
........\ram_bb.v
    

CodeBus www.codebus.net