Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: SEG7 Download
 Description: Complete with verilog language design and implementation of seven-segment decoder
 Downloaders recently: [More information of uploader FANFAN]
 To Search:
File list (Check if you may need any files): 
 

seg_7.v
sim_seg_7.v
实验报告lab_4.docx

CodeBus www.codebus.net