Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: shuzizhongchengxu Download
 Description: 多功能数字钟,1、采用24小时制:时、分、秒计时、显示。 2、具有手动校准功能:分为时校准、分校准。 3、秒复位 4、闹钟功能 5、整点报时:仿中央人民广播电台整点报时信号
 Downloaders recently: [More information of uploader 郭丹]
 To Search:
File list (Check if you may need any files):
 

shuzizhongchengxu\clock_gen.vhd
.................\counter.vhd
.................\jishu.vhd
.................\naozhong.vhd
.................\shuzizhong.vhd
.................\sound.vhd
.................\xianshi.vhd
shuzizhongchengxu
    

CodeBus www.codebus.net