Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: class11_uart_tx Download
 Description: Mainly use Verilog code programming serial port to send the program
 Downloaders recently: [More information of uploader 李改有]
 To Search:
File list (Check if you may need any files):
 

class11_uart_tx
...............\doc
...............\img
...............\modelsim_uart_tx
...............\................\modelsim.ini
...............\................\uart_byte_tx.v
...............\................\uart_byte_tx;
...............\................\.............\@_opt
...............\................\.............\.....\_deps
...............\................\.............\.....\vopt2vajy1
...............\................\.............\.....\vopt71styn
...............\................\.............\.....\voptc772zb
...............\................\.............\.....\vopthdm9z0
...............\................\.............\.....\voptnj3hzm
...............\................\.............\.....\voptvshrza
...............\................\.............\.....\voptxkwbyc
...............\................\.............\_info
...............\................\.............\_temp
...............\................\.............\.....\vlog681zcx
...............\................\.............\_vmake
...............\................\.............\uart_byte_tx
...............\................\.............\............\_primary.dat
...............\................\.............\............\_primary.dbs
...............\................\.............\............\_primary.vhd
...............\................\.............\............\verilog.asm
...............\................\.............\............\verilog.rw
...............\................\.............\uart_byte_tx_tb
...............\................\.............\...............\_primary.dat
...............\................\.............\...............\_primary.dbs
...............\................\.............\...............\_primary.vhd
...............\................\.............\...............\verilog.asm
...............\................\.............\...............\verilog.rw
...............\................\uart_byte_tx_tb.v
...............\................\uart_byte_tx_tb.v.bak
...............\................\uart_byte_tx_tb;.cr.mti
...............\................\uart_byte_tx_tb;.mpf
...............\................\uart_tx
...............\................\.......\_info
...............\................\.......\_temp
...............\................\.......\.....\vlogsh6q7a
...............\................\.......\_vmake
...............\................\.......\uart_byte_tx
...............\................\.......\............\_primary.dat
...............\................\.......\............\_primary.dbs
...............\................\.......\............\_primary.vhd
...............\................\uart_tx.cr.mti
...............\................\uart_tx.mpf
...............\................\vsim.wlf
...............\................\wave.do
...............\prj
...............\...\db
...............\...\..\logic_util_heursitic.dat
...............\...\..\prev_cmp_uart_byte_tx.qmsg
...............\...\..\uart_byte_tx.acvq.rdb
...............\...\..\uart_byte_tx.amm.cdb
...............\...\..\uart_byte_tx.asm.qmsg
...............\...\..\uart_byte_tx.asm.rdb
...............\...\..\uart_byte_tx.autoh_e4eb1.map.reg_db.cdb
...............\...\..\uart_byte_tx.cbx.xml
...............\...\..\uart_byte_tx.cmp.kpt
...............\...\..\uart_byte_tx.cmp.rdb
...............\...\..\uart_byte_tx.cmp_merge.kpt
...............\...\..\uart_byte_tx.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
...............\...\..\uart_byte_tx.cycloneive_io_sim_cache.45um_ss_1200mv_0c_slow.hsd
...............\...\..\uart_byte_tx.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
...............\...\..\uart_byte_tx.db_info
...............\...\..\uart_byte_tx.eco.cdb
...............\...\..\uart_byte_tx.fit.qmsg
...............\...\..\uart_byte_tx.hier_info
...............\...\..\uart_byte_tx.hif
...............\...\..\uart_byte_tx.idb.cdb
...............\...\..\uart_byte_tx.lpc.html
...............\...\..\uart_byte_tx.lpc.rdb
...............\...\..\uart_byte_tx.lpc.txt
...............\...\..\uart_byte_tx.map.bpm
...............\...\..\uart_byte_tx.map.cdb
...............\.

CodeBus www.codebus.net