Description: Using verilog to achieve the use of IP core, the instantiation of a RAM, used to read and write operations, in addition to the preparation of the Fibonacci sequence for testing.
To Search:
File list (Check if you may need any files):
top.v
ram.v
Download