Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: key_test Download
 Description: Sampling key value, to achieve key-glitch elimination function
 Downloaders recently: [More information of uploader 钟庆]
 To Search:
File list (Check if you may need any files): 
 

key_test.v

CodeBus www.codebus.net