Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: lab_5 Download
 Description: Introduction to learn laboratry with altera quartus II 9.1
 Downloaders recently: [More information of uploader med_fa]
 To Search:
File list (Check if you may need any files):
 

Lab_5\7segment.bsf
.....\7segment.tdf
.....\cmp_state.ini
.....\db
.....\LiveDesign.asm.rpt
.....\LiveDesign.cdf
.....\LiveDesign.done
.....\LiveDesign.fit.eqn
.....\LiveDesign.fit.rpt
.....\LiveDesign.fit.summary
.....\LiveDesign.flow.rpt
.....\LiveDesign.map.eqn
.....\LiveDesign.map.rpt
.....\LiveDesign.map.summary
.....\LiveDesign.pin
.....\LiveDesign.pof
.....\LiveDesign.qpf
.....\LiveDesign.qsf
.....\LiveDesign.qws
.....\LiveDesign.sim.rpt
.....\LiveDesign.sof
.....\LiveDesign.tan.rpt
.....\LiveDesign.tan.summary
.....\LiveDesign_description.txt
.....\TopLevel.bdf
    

CodeBus www.codebus.net