Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: FSW Download
 Description: Verilog written finite state machine( FSW) sequence detection, detected 0100_01 given high, including the test file, Modelsim simulation success.
 Downloaders recently: [More information of uploader 郑航]
 To Search:
File list (Check if you may need any files): 
 

点击解压.html

CodeBus www.codebus.net