Description: Precision fractional divider design and implementation. In the FPGA development board fractional divider, input and output signals N_in [15: 0], D_in [15: 0], N_in [15: 0] less than D_in, ie the dividend is less than the divisor, quotient output Q_out [15: 0] in Q [15] necessarily 0, Q [14: 0] for the business of the fractional part. Input and calculation results display by VGA.
To Search:
File list (Check if you may need any files):
瀹為獙浜?
瀹為獙浜?din.txt
瀹為獙浜?divider.txt
瀹為獙浜?divider.xdc.txt
瀹為獙浜?dout.txt
瀹為獙浜?mouse.txt
瀹為獙浜?mydevider.txt
瀹為獙浜?stable_but.txt
瀹為獙浜?VGA.txt
Download