- Category:
- VHDL-FPGA-Verilog
- Tags:
-
- File Size:
- 1kb
- Update:
- 2016-01-21
- Downloads:
- 0 Times
- Uploaded by:
- 邱宇
Description: 10s countdown, at a high level during reset and start the countdown, there is a signal (answer signal) input, then back to the 10s and remains ready for the next timing.
To Search:
File list (Check if you may need any files):
qdjs.vhd
Download