Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Interleaver_Deinterleaver Download
 Description: Communication in the convolutional interleaving/de interleaving FPGA source program, using verilogHDL code to achieve, including test procedures, after verification.
 Downloaders recently: [More information of uploader ranbowang]
 To Search:
File list (Check if you may need any files):
 

Interleaver_Deinterleaver
.........................\resource
.........................\........\Convolutional_Deinterleaver.v
.........................\........\Convolutional_Interleaver.v
.........................\........\deinterleaver_channel_cont.v
.........................\........\double_port_ram.v
.........................\........\interleaver_channel_cont.v
.........................\........\Interleaver_Deinterleaver.v
.........................\........\Interleaver_Deinterleaver_Testbench.v
.........................\........\readme.txt
    

CodeBus www.codebus.net