Description: FPGA-based VGA display dynamic design, using Verilog language, as long as the VGA achieve dynamic display pictures, as well as patterns, board, and a key to control music sounds like. . . . There is a need to see it come down.
To Search:
File list (Check if you may need any files):
bishe_VGA\core\Char_rom.qip
.........\....\Char_rom.v
.........\....\Char_rom_bb.v
.........\....\tupian.qip
.........\....\tupian.v
.........\....\tupian1.qip
.........\....\tupian1.v
.........\....\tupian1_bb.v
.........\....\tupian5.qip
.........\....\tupian5.v
.........\....\tupian5_bb.v
.........\....\tupian6.qip
.........\....\tupian6.v
.........\....\tupian6_bb.v
.........\....\tupian7.qip
.........\....\tupian7.v
.........\....\tupian7_bb.v
.........\....\tupian_bb.v
.........\....\vga_pll.ppf
.........\....\vga_pll.qip
.........\....\vga_pll.v
.........\....\vga_pll_bb.v
.........\dev\db\.cmp.kpt
.........\...\..\add_sub_7pc.tdf
.........\...\..\add_sub_8pc.tdf
.........\...\..\altsyncram_04a1.tdf
.........\...\..\altsyncram_28a1.tdf
.........\...\..\altsyncram_34a1.tdf
.........\...\..\altsyncram_58a1.tdf
.........\...\..\altsyncram_88a1.tdf
.........\...\..\altsyncram_b8a1.tdf
.........\...\..\altsyncram_e3a1.tdf
.........\...\..\altsyncram_h3a1.tdf
.........\...\..\altsyncram_k3a1.tdf
.........\...\..\altsyncram_n3a1.tdf
.........\...\..\altsyncram_ooa1.tdf
.........\...\..\altsyncram_p7a1.tdf
.........\...\..\altsyncram_q3a1.tdf
.........\...\..\altsyncram_s7a1.tdf
.........\...\..\altsyncram_t3a1.tdf
.........\...\..\altsyncram_t401.tdf
.........\...\..\altsyncram_v7a1.tdf
.........\...\..\alt_u_div_87f.tdf
.........\...\..\lpm_divide_5bm.tdf
.........\...\..\mult_oct.tdf
.........\...\..\prev_cmp_vga_donghua.qmsg
.........\...\..\sign_div_unsign_qlh.tdf
.........\...\..\vga_donghua.asm.qmsg
.........\...\..\vga_donghua.asm.rdb
.........\...\..\vga_donghua.asm_labs.ddb
.........\...\..\vga_donghua.cbx.xml
.........\...\..\vga_donghua.cmp.bpm
.........\...\..\vga_donghua.cmp.cdb
.........\...\..\vga_donghua.cmp.hdb
.........\...\..\vga_donghua.cmp.idb
.........\...\..\vga_donghua.cmp.logdb
.........\...\..\vga_donghua.cmp.rdb
.........\...\..\vga_donghua.cmp_merge.kpt
.........\...\..\vga_donghua.cycloneive_io_sim_cache.31um_ff_1200mv_0c_fast.hsd
.........\...\..\vga_donghua.cycloneive_io_sim_cache.31um_ss_1200mv_0c_slow.hsd
.........\...\..\vga_donghua.cycloneive_io_sim_cache.31um_ss_1200mv_85c_slow.hsd
.........\...\..\vga_donghua.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
.........\...\..\vga_donghua.cycloneive_io_sim_cache.45um_ss_1200mv_0c_slow.hsd
.........\...\..\vga_donghua.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
.........\...\..\vga_donghua.db_info
.........\...\..\vga_donghua.eda.qmsg
.........\...\..\vga_donghua.fit.qmsg
.........\...\..\vga_donghua.hier_info
.........\...\..\vga_donghua.hif
.........\...\..\vga_donghua.logic_util_heuristic.dat
.........\...\..\vga_donghua.lpc.html
.........\...\..\vga_donghua.lpc.rdb
.........\...\..\vga_donghua.lpc.txt
.........\...\..\vga_donghua.map.ammdb
.........\...\..\vga_donghua.map.bpm
.........\...\..\vga_donghua.map.cdb
.........\...\..\vga_donghua.map.hdb
.........\...\..\vga_donghua.map.kpt
.........\...\..\vga_donghua.map.logdb
.........\...\..\vga_donghua.map.qmsg
.........\...\..\vga_donghua.map.rdb
.........\...\..\vga_donghua.map_bb.cdb
.........\...\..\vga_donghua.map_bb.hdb
.........\...\..\vga_donghua.map_bb.logdb
.........\...\..\vga_donghua.npp.qmsg
.........\...\..\vga_donghua.pplq.rdb
.........\...\..\vga_donghua.pre_map.hdb
.........\...\..\vga_donghua.pti_db_list.ddb
.........\...\..\vga_donghua.qns
.........\...\..\vga_donghua.root_partition.map.reg_db.cdb
.........\...\..\vga_donghua.routing.rdb
.........\...\..\vga_donghua.rtlv.hdb
.........\...\..\vga_donghua.rtlv_sg.cdb
.........\...\..\vga_donghua.rtlv_sg_swap.cdb
.........\...\..\vga_donghua.sgate.nvd
.........\...\..\vga_donghua.sgate_sm.nvd
.........\...\..\vga_donghua.sgate_sm_bdd.nvd
.........\...\..\vga_donghua.sld_design_entry.sci
.........\...\..\vga_donghua.sld_design_entry_dsc.sci
.........\...\..\vga_donghua.smart_action.txt
Download