Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: wenjian Download
 Description: Asynchronous serial communication uart Verilog language
 Downloaders recently: [More information of uploader tzn]
 To Search:
File list (Check if you may need any files): 
 

接收端波特率发生端模块.txt
接收端模块：.txt
top.txt
测试模块.txt
发送端波特率发生器模块：.txt
发送端口模块.txt

CodeBus www.codebus.net