Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: SR_DDS Download
 Description: DDS signal source design, there are sine, square wave, triangle wave, AM wave, FM wave, as well as PSK, FSK, 16QAM and other signal generation.
 Downloaders recently: [More information of uploader shanix]
 To Search:
File list (Check if you may need any files):
 

SR_DDS\altpll0.bsf
......\altpll0.cmp
......\altpll0.ppf
......\altpll0.qip
......\altpll0.vhd
......\altpll0_inst.vhd
......\altpll1.bsf
......\altpll1.cmp
......\altpll1.ppf
......\altpll1.qip
......\altpll1.vhd
......\altpll1_inst.vhd
......\AMROM.hex
......\amsignsin.hex
......\amsignsin.mif
......\BOXINGTIAOZHENG.bsf
......\BOXINGTIAOZHENG.cmp
......\BOXINGTIAOZHENG.qip
......\BOXINGTIAOZHENG.vhd
......\BOXINGTIAOZHENG_inst.vhd
......\db\add_sub_4jh.tdf
......\..\add_sub_9rh.tdf
......\..\add_sub_nhh.tdf
......\..\add_sub_omh.tdf
......\..\add_sub_rth.tdf
......\..\altpll0_altpll.v
......\..\altpll1_altpll.v
......\..\altsyncram_0bd2.tdf
......\..\altsyncram_0m91.tdf
......\..\altsyncram_0uc2.tdf
......\..\altsyncram_19d2.tdf
......\..\altsyncram_1nb1.tdf
......\..\altsyncram_1vd2.tdf
......\..\altsyncram_2l91.tdf
......\..\altsyncram_3ia1.tdf
......\..\altsyncram_3lc1.tdf
......\..\altsyncram_48e2.tdf
......\..\altsyncram_4j71.tdf
......\..\altsyncram_5uc2.tdf
......\..\altsyncram_7kb1.tdf
......\..\altsyncram_87d2.tdf
......\..\altsyncram_a5e2.tdf
......\..\altsyncram_cec1.tdf
......\..\altsyncram_e4d2.tdf
......\..\altsyncram_ep91.tdf
......\..\altsyncram_ihb1.tdf
......\..\altsyncram_ikc2.tdf
......\..\altsyncram_jc91.tdf
......\..\altsyncram_jud2.tdf
......\..\altsyncram_kc91.tdf
......\..\altsyncram_l791.tdf
......\..\altsyncram_lrc1.tdf
......\..\altsyncram_ml91.tdf
......\..\altsyncram_mp71.tdf
......\..\altsyncram_o5b1.tdf
......\..\altsyncram_p1d2.tdf
......\..\altsyncram_pdb1.tdf
......\..\altsyncram_pqb1.tdf
......\..\altsyncram_qec1.tdf
......\..\altsyncram_rc71.tdf
......\..\altsyncram_sbe2.tdf
......\..\altsyncram_si91.tdf
......\..\altsyncram_sub1.tdf
......\..\altsyncram_tnc1.tdf
......\..\altsyncram_udb1.tdf
......\..\altsyncram_ul71.tdf
......\..\logic_util_heursitic.dat
......\..\mult_68n.tdf
......\..\mult_9fn.tdf
......\..\mult_d5n.tdf
......\..\mult_gcn.tdf
......\..\mux_29e.tdf
......\..\mux_a9e.tdf
......\..\mux_l7e.tdf
......\..\prev_cmp_SR_DDS.qmsg
......\..\SR_DDS.amm.cdb
......\..\SR_DDS.asm.qmsg
......\..\SR_DDS.asm.rdb
......\..\SR_DDS.asm_labs.ddb
......\..\SR_DDS.cbx.xml
......\..\SR_DDS.cmp.bpm
......\..\SR_DDS.cmp.cdb
......\..\SR_DDS.cmp.hdb
......\..\SR_DDS.cmp.kpt
......\..\SR_DDS.cmp.logdb
......\..\SR_DDS.cmp.rdb
......\..\SR_DDS.cmp_merge.kpt
......\..\SR_DDS.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
......\..\SR_DDS.cycloneive_io_sim_cache.45um_ii_1200mv_0c_slow.hsd
......\..\SR_DDS.cycloneive_io_sim_cache.45um_ii_1200mv_85c_slow.hsd
......\..\SR_DDS.db_info
......\..\SR_DDS.eda.qmsg
......\..\SR_DDS.fit.qmsg
......\..\SR_DDS.hier_info
......\..\SR_DDS.hif
......\..\SR_DDS.idb.cdb
......\..\SR_DDS.lpc.html
......\..\SR_DDS.lpc.rdb
......\..\SR_DDS.lpc.txt
......\..\SR_DDS.map.bpm
    

CodeBus www.codebus.net