Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: CPU_Project_board Download
 Description: 5-stage pipelined CPU (plus hazard dealing with board-level verification, board-level verification with key debounce)
 Downloaders recently: [More information of uploader 吴国文]
 To Search:
File list (Check if you may need any files): 
 

CPU
...\Clock.v
...\Data_memory.v
...\Instruction_Mem.v
...\PCPU.v
...\cpu_imp.ucf
...\cpu_test.v
...\cpu_top.v
...\seg_clk.v
...\seg_disp.v

CodeBus www.codebus.net