Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 7-16 Download
 Description: CIC滤波器的VERILOG HDL语言实现,通过QUARTUSII软件编译通过,仿真结果是正确的
 Downloaders recently: [More information of uploader 张侨]
 To Search:
File list (Check if you may need any files):
 

7-16\cic2_interp.v
....\cic4_interp4.v
....\dds.xco
....\fir16.v
....\mydds.v
....\rcf16.v
....\rcf_dsp48.xco
....\sender.v
....\sender_fir.xco
....\sender_modu.v
....\send_mult.xco
7-16
    

CodeBus www.codebus.net