Description: Using Verilog realize uart serial communication, and complete testing and simulation in Quartus and modelsim, including source code and test procedures.
To Search:
File list (Check if you may need any files):
dlis_uart_send.v
dlis_uart.v
dlis_uart_rec.v
Download