Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: yima Download
 Description: Using VHDL and schematic design to design a method of mixing count decoding display circuit
 Downloaders recently: [More information of uploader 王先生]
 To Search:
File list (Check if you may need any files):
 

实验六\bcd_decode.bsf
......\bcd_decode.vhd
......\bcd_decode.vhd.bak
......\counter16.bsf
......\counter16.vhd
......\counter16.vhd.bak
......\counter_16.asm.rpt
......\counter_16.bdf
......\counter_16.done
......\counter_16.fit.rpt
......\counter_16.fit.smsg
......\counter_16.fit.summary
......\counter_16.flow.rpt
......\counter_16.map.rpt
......\counter_16.map.summary
......\counter_16.pin
......\counter_16.qpf
......\counter_16.qsf
......\counter_16.qws
......\counter_16.sim.rpt
......\counter_16.sta.rpt
......\counter_16.sta.summary
......\counter_16.vwf
......\db\counter_16.asm.qmsg
......\..\counter_16.cbx.xml
......\..\counter_16.cmp.ecobp
......\..\counter_16.cmp.kpt
......\..\counter_16.cmp_merge.kpt
......\..\counter_16.cuda_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
......\..\counter_16.cuda_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
......\..\counter_16.db_info
......\..\counter_16.eco.cdb
......\..\counter_16.eds_overflow
......\..\counter_16.fit.qmsg
......\..\counter_16.fnsim.hdb
......\..\counter_16.fnsim.qmsg
......\..\counter_16.hier_info
......\..\counter_16.hif
......\..\counter_16.lpc.html
......\..\counter_16.lpc.txt
......\..\counter_16.map.bpm
......\..\counter_16.map.cdb
......\..\counter_16.map.ecobp
......\..\counter_16.map.hdb
......\..\counter_16.map.kpt
......\..\counter_16.map.logdb
......\..\counter_16.map.qmsg
......\..\counter_16.map_bb.cdb
......\..\counter_16.map_bb.hdb
......\..\counter_16.map_bb.logdb
......\..\counter_16.pre_map.cdb
......\..\counter_16.pre_map.hdb
......\..\counter_16.rtlv.hdb
......\..\counter_16.rtlv_sg.cdb
......\..\counter_16.rtlv_sg_swap.cdb
......\..\counter_16.sgdiff.cdb
......\..\counter_16.sgdiff.hdb
......\..\counter_16.sim.cvwf
......\..\counter_16.sim.hdb
......\..\counter_16.sim.qmsg
......\..\counter_16.simfam
......\..\counter_16.sld_design_entry.sci
......\..\counter_16.sld_design_entry_dsc.sci
......\..\counter_16.sta.qmsg
......\..\counter_16.syn_hier_info
......\..\counter_16.tmw_info
......\..\counter_16_global_asgn_op.abo
......\..\prev_cmp_counter_16.asm.qmsg
......\..\prev_cmp_counter_16.fit.qmsg
......\..\prev_cmp_counter_16.map.qmsg
......\..\prev_cmp_counter_16.qmsg
......\..\prev_cmp_counter_16.sim.qmsg
......\..\prev_cmp_counter_16.sta.qmsg
......\incremental_db\compiled_partitions\counter_16.root_partition.cmp.dfp
......\..............\...................\counter_16.root_partition.cmp.hdbx
......\..............\...................\counter_16.root_partition.cmp.kpt
......\..............\...................\counter_16.root_partition.cmp.logdb
......\..............\...................\counter_16.root_partition.cmp.rcf
......\..............\...................\counter_16.root_partition.map.dpi
......\..............\...................\counter_16.root_partition.map.hdbx
......\..............\...................\counter_16.root_partition.map.kpt
......\..............\README
......\..............\compiled_partitions
......\db
......\incremental_db
实验六
    

CodeBus www.codebus.net