Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: shizhong Download
 Description: Details simple clock production methods and implementation process.
 Downloaders recently: [More information of uploader 王先生]
 To Search:
File list (Check if you may need any files):
 

实验五\clock.asm.rpt
......\clock.bdf
......\clock.cdf
......\clock.done
......\clock.dpf
......\clock.fit.rpt
......\clock.fit.smsg
......\clock.fit.summary
......\clock.flow.rpt
......\clock.map.rpt
......\clock.map.summary
......\clock.pin
......\clock.qpf
......\clock.qsf
......\clock.qws
......\clock.sta.rpt
......\clock.sta.summary
......\count10.bsf
......\count10.vhd
......\count6.bsf
......\count6.vhd
......\count6.vhd.bak
......\db\clock.asm.qmsg
......\..\clock.cbx.xml
......\..\clock.cmp.bpm
......\..\clock.cmp.cdb
......\..\clock.cmp.ecobp
......\..\clock.cmp.hdb
......\..\clock.cmp.kpt
......\..\clock.cmp.logdb
......\..\clock.cmp_merge.kpt
......\..\clock.cuda_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
......\..\clock.cuda_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
......\..\clock.db_info
......\..\clock.eco.cdb
......\..\clock.fit.qmsg
......\..\clock.hier_info
......\..\clock.hif
......\..\clock.lpc.html
......\..\clock.lpc.txt
......\..\clock.map.bpm
......\..\clock.map.cdb
......\..\clock.map.ecobp
......\..\clock.map.hdb
......\..\clock.map.kpt
......\..\clock.map.logdb
......\..\clock.map.qmsg
......\..\clock.map_bb.cdb
......\..\clock.map_bb.hdb
......\..\clock.map_bb.logdb
......\..\clock.pre_map.cdb
......\..\clock.pre_map.hdb
......\..\clock.rtlv.hdb
......\..\clock.rtlv_sg.cdb
......\..\clock.rtlv_sg_swap.cdb
......\..\clock.sgdiff.cdb
......\..\clock.sgdiff.hdb
......\..\clock.sld_design_entry.sci
......\..\clock.sld_design_entry_dsc.sci
......\..\clock.sta.qmsg
......\..\clock.sta_cmp.8_slow_1200mv_85c.tdb
......\..\clock.syn_hier_info
......\..\clock_global_asgn_op.abo
......\..\prev_cmp_clock.asm.qmsg
......\..\prev_cmp_clock.fit.qmsg
......\..\prev_cmp_clock.map.qmsg
......\..\prev_cmp_clock.qmsg
......\..\prev_cmp_clock.sta.qmsg
......\decode2_4.bsf
......\decode2_4.vhd
......\decode2_4.vhd.bak
......\deled.bsf
......\deled.vhd
......\div.bsf
......\div.vhd
......\div.vhd.bak
......\div1.bsf
......\div1.vhd
......\incremental_db\compiled_partitions\clock.root_partition.cmp.dfp
......\..............\...................\clock.root_partition.cmp.hdbx
......\..............\...................\clock.root_partition.cmp.kpt
......\..............\...................\clock.root_partition.cmp.logdb
......\..............\...................\clock.root_partition.cmp.rcf
......\..............\...................\clock.root_partition.map.dpi
......\..............\...................\clock.root_partition.map.hdbx
......\..............\...................\clock.root_partition.map.kpt
......\..............\README
......\seltime.bsf
......\seltime.vhd
......\serv_req_info.txt
......\incremental_db\compiled_partitions
......\db
......\incremental_db
实验五
    

CodeBus www.codebus.net