Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Gen_Square Download
 Description: generate 100Hz ~ 1MHz square with DDS,using verilog HDL generate 100~1 MHz square with DDS,using verilog HDL
 Downloaders recently: [More information of uploader xuejing]
 To Search:
File list (Check if you may need any files): 
 

Gen_Square.v

CodeBus www.codebus.net