Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: FPGA-auto-car-and-arm Download
 Description: Verilog VHDL prepared to achieve a wireless serial communication remote control 4 degrees of freedom manipulator and body action. Serial command format and actuator parameters can be adjusted according to the actual needs
 Downloaders recently: [More information of uploader 轻语]
 To Search:
File list (Check if you may need any files):
 

arm\arm.v
...\arm.v.bak
...\beta1.asm.rpt
...\beta1.cdf
...\beta1.done
...\beta1.fit.rpt
...\beta1.fit.smsg
...\beta1.fit.summary
...\beta1.flow.rpt
...\beta1.map.rpt
...\beta1.map.summary
...\beta1.pin
...\beta1.qpf
...\beta1.qsf
...\beta1.sof
...\beta1.sta.rpt
...\beta1.sta.summary
...\beta1.v
...\beta1.v.bak
...\car.v
...\car.v.bak
...\db\beta1.amm.cdb
...\..\beta1.asm.qmsg
...\..\beta1.asm.rdb
...\..\beta1.asm_labs.ddb
...\..\beta1.cbx.xml
...\..\beta1.cmp.bpm
...\..\beta1.cmp.cdb
...\..\beta1.cmp.hdb
...\..\beta1.cmp.kpt
...\..\beta1.cmp.logdb
...\..\beta1.cmp.rdb
...\..\beta1.cmp_merge.kpt
...\..\beta1.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
...\..\beta1.cycloneive_io_sim_cache.45um_ss_1200mv_0c_slow.hsd
...\..\beta1.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
...\..\beta1.db_info
...\..\beta1.fit.qmsg
...\..\beta1.hier_info
...\..\beta1.hif
...\..\beta1.idb.cdb
...\..\beta1.lpc.html
...\..\beta1.lpc.rdb
...\..\beta1.lpc.txt
...\..\beta1.map.bpm
...\..\beta1.map.cdb
...\..\beta1.map.hdb
...\..\beta1.map.kpt
...\..\beta1.map.logdb
...\..\beta1.map.qmsg
...\..\beta1.map_bb.cdb
...\..\beta1.map_bb.hdb
...\..\beta1.map_bb.logdb
...\..\beta1.pre_map.cdb
...\..\beta1.pre_map.hdb
...\..\beta1.rpp.qmsg
...\..\beta1.rtlv.hdb
...\..\beta1.rtlv_sg.cdb
...\..\beta1.rtlv_sg_swap.cdb
...\..\beta1.sgate.rvd
...\..\beta1.sgate_sm.rvd
...\..\beta1.sgdiff.cdb
...\..\beta1.sgdiff.hdb
...\..\beta1.sld_design_entry.sci
...\..\beta1.sld_design_entry_dsc.sci
...\..\beta1.smart_action.txt
...\..\beta1.smp_dump.txt
...\..\beta1.sta.qmsg
...\..\beta1.sta.rdb
...\..\beta1.sta_cmp.8_slow_1200mv_85c.tdb
...\..\beta1.syn_hier_info
...\..\beta1.tiscmp.fastest_slow_1200mv_0c.ddb
...\..\beta1.tiscmp.fastest_slow_1200mv_85c.ddb
...\..\beta1.tiscmp.fast_1200mv_0c.ddb
...\..\beta1.tiscmp.slow_1200mv_0c.ddb
...\..\beta1.tiscmp.slow_1200mv_85c.ddb
...\..\beta1.tis_db_list.ddb
...\..\logic_util_heursitic.dat
...\..\prev_cmp_beta1.qmsg
...\incremental_db\compiled_partitions\beta1.db_info
...\..............\...................\beta1.root_partition.cmp.cdb
...\..............\...................\beta1.root_partition.cmp.dfp
...\..............\...................\beta1.root_partition.cmp.hdb
...\..............\...................\beta1.root_partition.cmp.kpt
...\..............\...................\beta1.root_partition.cmp.logdb
...\..............\...................\beta1.root_partition.cmp.rcfdb
...\..............\...................\beta1.root_partition.map.cdb
...\..............\...................\beta1.root_partition.map.dpi
...\..............\...................\beta1.root_partition.map.hbdb.cdb
...\..............\...................\beta1.root_partition.map.hbdb.hb_info
...\..............\...................\beta1.root_partition.map.hbdb.hdb
...\..............\...................\beta1.root_partition.map.hbdb.sig
...\..............\...................\beta1.root_partition.map.hdb
...\..............\...................\beta1.root_partition.map.kpt
...\..............\README
...\output_file.jic
...\output_file.map
...\speed_select.v
...\top.v
...\top.v.bak
    

CodeBus www.codebus.net