Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: counter-achieved-by-verilog Download
 Description: The code in Verilog realize the counting function, the main achievement of 29 counts, has been verified by simulation.
 Downloaders recently: [More information of uploader daruili]
 To Search:
File list (Check if you may need any files):
 

counter achieved by verilog.doc
    

CodeBus www.codebus.net