Title:
shfiting-output-achieved-by-verilog Download
Description: The code in Verilog realize the shift output function, the main achievement of the input signal shift output has been verified by simulation.
To Search:
File list (Check if you may need any files):
shfiting output achieved by verilog.doc