Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dds_generater Download
 Description: Waveform generator can generate sine, triangle, square wave, sawtooth wave you can the output frequency and amplitude, DDS-based design, verilog and development Quartus
 Downloaders recently: [More information of uploader zhang]
 To Search:
File list (Check if you may need any files):
 

dds_generater\add32.bsf
.............\add32.inc
.............\add32.qip
.............\add32.v
.............\add32_bb.v
.............\add32_wave0.jpg
.............\add32_waveforms.html
.............\c.bsf
.............\c.v
.............\c.v.bak
.............\c.vwf
.............\c1.bsf
.............\c1.v
.............\c1.v.bak
.............\db\add_sub_2ph.tdf
.............\..\add_sub_qmj.tdf
.............\..\add_sub_rmj.tdf
.............\..\add_sub_unc.tdf
.............\..\add_sub_vnc.tdf
.............\..\altsyncram_2ea1.tdf
.............\..\altsyncram_dap3.tdf
.............\..\altsyncram_l7p3.tdf
.............\..\altsyncram_qha1.tdf
.............\..\altsyncram_rt91.tdf
.............\..\altsyncram_v4a1.tdf
.............\..\alt_u_div_39f.tdf
.............\..\alt_u_div_59f.tdf
.............\..\alt_u_div_99f.tdf
.............\..\alt_u_div_b9f.tdf
.............\..\alt_u_div_t8f.tdf
.............\..\cmpr_efc.tdf
.............\..\cmpr_hfc.tdf
.............\..\cmpr_ifc.tdf
.............\..\cntr_0fi.tdf
.............\..\cntr_5fi.tdf
.............\..\cntr_7fi.tdf
.............\..\cntr_95j.tdf
.............\..\cntr_d8j.tdf
.............\..\cntr_p1j.tdf
.............\..\dds.asm.qmsg
.............\..\dds.cbx.xml
.............\..\dds.cmp.ecobp
.............\..\dds.cmp.kpt
.............\..\dds.cmp.rdb
.............\..\dds.cmp_merge.kpt
.............\..\dds.cuda_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
.............\..\dds.cuda_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
.............\..\dds.db_info
.............\..\dds.eco.cdb
.............\..\dds.eds_overflow
.............\..\dds.fit.qmsg
.............\..\dds.fnsim.cdb
.............\..\dds.fnsim.hdb
.............\..\dds.fnsim.qmsg
.............\..\dds.hier_info
.............\..\dds.hif
.............\..\dds.lpc.html
.............\..\dds.lpc.rdb
.............\..\dds.lpc.txt
.............\..\dds.map.bpm
.............\..\dds.map.cdb
.............\..\dds.map.ecobp
.............\..\dds.map.hdb
.............\..\dds.map.kpt
.............\..\dds.map.logdb
.............\..\dds.map.qmsg
.............\..\dds.map_bb.cdb
.............\..\dds.map_bb.hdb
.............\..\dds.map_bb.logdb
.............\..\dds.pre_map.cdb
.............\..\dds.pre_map.hdb
.............\..\dds.rom0_fudu_ctr_788c126e.hdl.mif
.............\..\dds.rtlv.hdb
.............\..\dds.rtlv_sg.cdb
.............\..\dds.rtlv_sg_swap.cdb
.............\..\dds.sgdiff.cdb
.............\..\dds.sgdiff.hdb
.............\..\dds.sim.cvwf
.............\..\dds.sim.hdb
.............\..\dds.sim.qmsg
.............\..\dds.sim.rdb
.............\..\dds.simfam
.............\..\dds.sld_design_entry.sci
.............\..\dds.sld_design_entry_dsc.sci
.............\..\dds.sta.qmsg
.............\..\dds.sta.rdb
.............\..\dds.syn_hier_info
.............\..\dds.tiscmp.fastest_slow_1200mv_0c.ddb
.............\..\dds.tiscmp.fastest_slow_1200mv_85c.ddb
.............\..\dds.tiscmp.fast_1200mv_0c.ddb
.............\..\dds.tiscmp.slow_1200mv_0c.ddb
.............\..\dds.tiscmp.slow_1200mv_85c.ddb
.............\..\dds.tis_db_list.ddb
.............\..\dds_global_asgn_op.abo
.............\..\decode_4uf.tdf
.............\..\lpm_divide_8jm.tdf
.............\..\lpm_divide_ajm.tdf
.............\..\lpm_divide_bjm.tdf
.............\..\lpm_divide_ejm.tdf
.............\..\lpm_divide_fjm.tdf
    

CodeBus www.codebus.net