Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart_tx Download
 Description: Based on the uart verilog transmit module with selectable parity function, available through modelsim simulation.
 Downloaders recently: [More information of uploader Liu]
 To Search:
File list (Check if you may need any files): 
 

uart_tx.v

CodeBus www.codebus.net